Abstract-Recent FPGA architectures integrate various power management features already established in CPU-driven SoCs to reach more energy-sensitive application domains such as, e.g., automotive and robotics. This also qualifies hybrid Programmable SoCs (pSoCs) that combine fixed-function SoCs with configurable FPGA fabric for heterogeneous Real-time Systems (RTSs), which operate under predefined latency and power constraints in safetycritical environments. Their complex application-specific computation and communication (incl. I/O) architectures result in highly varying power consumption, which requires precise voltage and current sensing on all relevant supply rails to enable dependable evaluation of available and novel power management techniques. In this paper, we propose a low-cost 18-channel 16-bit-resolution measurement system capable of over 200 kSPS (kilo-samples per second) for instrumentation of current pSoC development boards. In addition, we propose to include crucial I/O components such as Ethernet PHYs into the power monitoring to gain a holistic view on the RTS's temporal behavior covering not only computation on FPGA and CPUs, but also communication in terms of, e.g., reception of sensor values and transmission of actuation signals. We present an FMC-sized implementation of our measurement system combined with two Gigabit Ethernet PHYs and one HDMI input. Paired with Xilinx' ZC702 development board, we are able to synchronously acquire power traces of a Zynq pSoC and the two PHYs precise enough to identify individual Ethernet frames. PROJECT OVERVIEW The ongoing integration of fine-grained power saving capabilities enables increasingly complex multi-objective management strategies on FPGA-based systems [1] . As dependable performance evaluation thereof requires extensive energy, throughput and latency figures, both simulation/model-and measurementbased approaches are widely used [2], [3] . The latter, however, mostly either (globally) tap the supply side or rely on relatively low-resolution monitors found on many development boards.
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We thus propose a cost-efficient energy monitoring system to capture nine or more supply rails by remote instrumentation (using V/I probes routed to a suitable development board) and direct integration on the same card. To avoid interference with the device-under-test (DUT), a Cortex M7 microcontroller unit (MCU) synchronously acquires 18 analog values, a trigger line and, if required, measurements from an external PMBus power controller to a microSD card. We present an implementation of this measurement system on an FPGA Mezzanine Card (FMC) that also incorporates the proposed monitoring of selected I/O components commonly used to interface a latency-constrained Real-time System (RTS) to its external sensors and actuators.
We use a ZC702 development board including a Zynq Programmable SoC (pSoC) that combines a fixed-function multicore SoC with configurable FPGA fabric to implement a highspeed Visual Servoing RTS. Our FMC prototype monitors both pSoC (via DUT instrumentation of three ZC702 rails) and two onboard Gigabit Ethernet PHYs to capture not only the pSoC's energy demand but also the RTS's overall temporal behavior. Fig. 1 shows FMC prototype and ZC702 with their interface, whilst Fig. 2 depicts one measurement with individual Ethernet frames sent by a camera (upper plot) and resulting workload in both PL (middle) and PS (lower). The red PL plot shows lowresolution PMBus current values also captured by the MCU.
A detailed description of both measurement system and RTS design with an evaluation of related work can be found in [4] .
